Looking for a Tutor Near You?

Post Learning Requirement »
x

Choose Country Code

x

Direction

x

Ask a Question

x

x
x
x
Hire a Tutor

Logic Gates

Loading...

Published in: Electronics | Physics
431 Views

Study Notes - Logic Gates

Pramod G / Jaipur

3 years of teaching experience

Qualification: B.Tech/B.E. (IETE - 2009), MBA/PGDM (VMOU - 2022)

Teaches: Basic Computer, School Level Computer, Accountancy, Algebra, Computer Science, Mathematics, Science, Commerce Subjects, Statistics, Electronics

Contact this Tutor
  1. Logic Gates A logic gate is a digital electronic circuit which follows a logical relationship, between its input and output. Each logic gate is indicated by a symbol and its function is defined by a truth table that shows all possible input logic level combination with their respective output logic levels. The five common logic gates used are: 1. OR gate 2. OR gate 3. NOT gate 4. NOR gate 5. NAND gate 1. OR gate: An OR gate has two or more input signals but only one output signal. The output Y of OR gate is 1 when either input A or input B or both are Is, that is, if any of the input is high, the output is high. The symbolic representation of a two input OR gate is shown in fig.l (a) Input Fig. I (a) Output Y=A+B Symbol for two input OR gate Fig. 1 (b) The Boolean expression for the OR operation is represented by OR gate based on diode Fig. I(b) shows one way to build a two-input OR gate using two diodes DI and D2. The value of 0 V or 5 V is provided to the inputs A and B. 0 V is represented by logic 0 and 5 V is represented by logic 1. (i) If and B=O, both diodes are non-conducting and output Y=O. (ii) If and B=l, diode D2 will conduct (due to forward-biased) and output Y=l. (iii) If A=l and B=O, diode DI will conduct (due to forward-biased) and output Y=l. (iv) If A=l and B=l, both diodes (DI and D2) will conduct and output Y=l. Truth table for two input OR gate- Above logical relationship between inputs and output is shown in fig. I(c) by the truth table of a two input OR gate. Input 1 1 1 1 Output 1 1 1 Fig. I(c) Truth Table of 2 input OR gate